# Report Generated by Test Manager

**Title:** AC_All_Test_Cases_SRD_O3
**Author:** Tridib Banik
**Date:** 17-Jan-2026 16:20:59

## Test Environment

Platform: PCWIN64
MATLAB: (R2023b)

## Summary

| Name | Outcome | Duration (Seconds) |
|---|---|---|
| Results: 2026-Jan-17 16:11:48 | ✔ | 1.412 |
| AC_Test_Cases | ✔ | 0.962 |
| New Test Suite 1 | ✔ | 0.962 |
| All | ✔ | 0.962 |

## Results: 2026-Jan-17 16:11:48

| | |
|---|---|
| Result Type: | Result Set |
| Parent: | None |
| Start Time: | 17-Jan-2026 16:11:48 |
| End Time: | 17-Jan-2026 16:11:50 |
| Outcome: | Total: 1, Passed: 1 |

Back to Report Summary

## AC_Test_Cases

### Test Result Information

| | |
|---|---|
| Result Type: | Test File Result |
| Parent: | Results: 2026-Jan-17 16:11:48 |
| Start Time: | 17-Jan-2026 16:11:48 |
| End Time: | 17-Jan-2026 16:11:49 |
| Outcome: | Total: 1, Passed: 1 |

### Test Suite Information

| | |
|---|---|
| Name: | AC_Test_Cases |

Back to Report Summary

## New Test Suite 1

### Test Result Information

| | |
|---|---|
| Result Type: | Test Suite Result |
| Parent: | AC_Test_Cases |
| Start Time: | 17-Jan-2026 16:11:48 |
| End Time: | 17-Jan-2026 16:11:49 |
| Outcome: | Total: 1, Passed: 1 |

### Test Suite Information

| | |
|---|---|
| Name: | New Test Suite 1 |

Back to Report Summary

# All

## Test Result Information

| | |
|---|---|
| Result Type: | Test Case Result |
| Parent: | New Test Suite 1 |
| Start Time: | 17-Jan-2026 16:11:48 |
| End Time: | 17-Jan-2026 16:11:49 |
| Outcome: | Passed |

## Test Case Information

| | |
|---|---|
| Name: | All |
| Type: | Baseline Test |

## Verify Result

| Name | Link to Plot |
|---|---|
| Test Assessment Block/.../step_1:verify(uint64(HVBatChargeStat) == 0) | Link |
| Test Assessment Block/.../step_1_1:verify(uint64(HVBatChargeStat) == 1) | Link |
| Test Assessment Block/.../step_2_1:verify(uint64(HVBatChargeStat) == 0) | Link |
| Test Assessment Block/.../step_3_1:verify(uint64(HVBatChargeStat) == 2) | Link |
| Test Assessment Block/.../step_3_1:verify(MaxChargeCurrentAllowed == 34*0.02) | Link |
| Test Assessment Block/.../step_4_1:verify(uint64(MaxChargeRegenPowerAllowed) == 0) | Link |
| Test Assessment Block/.../step_5_1:verify(MaxChargeRegenPowerAllowed == 11000) | Link |
| Test Assessment Block/.../step_6_1:verify(MaxChargeCurrentAllowed == 0) | Link |
| Test Assessment Block/.../step_7_1:verify(uint64(HVBatChargeStat) == 6) | Link |
| Test Assessment Block/.../step_8_1:verify(uint64(HVBatChargeStat) == 6) | Link |
| Test Assessment Block/.../step_9_1:verify(uint64(MaxChargeCurrentAllowed) == 0) | Link |
| Test Assessment Block/.../step_10_1:verify(HVBatMaxCellVltAlld == 4.15) | Link |
| Test Assessment Block/.../step_11_1:verify(HVBatMaxPkVltAllwd == 105*4.15) | Link |
| Test Assessment Block/.../step_12_1:verify(uint64(HVBatChargeStat) == 0) | Link |
| Test Assessment Block/.../step_13_1:verify(uint64(HVBatChargeStat) == 1) | Link |
| Test Assessment Block/.../step_14_1:verify(uint64(HVBatChargeStat) == 2) | Link |
| Test Assessment Block/.../step_15_1:verify(uint64(HVBatChargeStat) == 3) | Link |
| Test Assessment Block/.../step_16_1:verify(uint64(MaxChargeCurrentAllowed) == 0) | Link |
| Test Assessment Block/.../step_17_1:verify(uint64(MaxChargeCurrentAllowed) == 0) | Link |

| Name |
| --- |
| Test Assessment Block/.../step_1:verify(uint64(HVBatChargeStat) == 0) |
| Test Assessment Block/.../step_1_1:verify(uint64(HVBatChargeStat) == 1) |




[Back to Report Summary](#)[Back to Signal Summary](#)

| Name |
| --- |
| Test Assessment Block/.../step_2_1:verify(uint64(HVBatChargeStat) == 0) |
| Test Assessment Block/.../step_3_1:verify(uint64(HVBatChargeStat) == 2) |




[Back to Report Summary](#)[Back to Signal Summary](#)

| Name |
| --- |
| Test Assessment Block/.../step_3_1:verify(MaxChargeCurrentAllowed == 34*0.02) |
| Test Assessment Block/.../step_4_1:verify(uint64(MaxChargeRegenPowerAllowed) == 0) |




[Back to Report Summary](#)[Back to Signal Summary](#)

| Name |
| --- |
| Test Assessment Block/.../step_5_1:verify(MaxChargeRegenPowerAllowed == 11000) |
| Test Assessment Block/.../step_6_1:verify(MaxChargeCurrentAllowed == 0) |




[Back to Report Summary](#)[Back to Signal Summary](#)

| Name |
| --- |
| Test Assessment Block/.../step_7_1:verify(uint64(HVBatChargeStat) == 6) |
| Test Assessment Block/.../step_8_1:verify(uint64(HVBatChargeStat) == 6) |




[Back to Report Summary](#)[Back to Signal Summary](#)

| Name |
| --- |
| Test Assessment Block/.../step_9_1:verify(uint64(MaxChargeCurrentAllowed) == 0) |
| Test Assessment Block/.../step_10_1:verify(HVBatMaxCellVltAlld == 4.15) |




[Back to Report Summary](#)[Back to Signal Summary](#)

| Name |
| --- |
| Test Assessment Block/.../step_11_1:verify(HVBatMaxPkVltAllwd == 105*4.15) |
| Test Assessment Block/.../step_12_1:verify(uint64(HVBatChargeStat) == 0) |




[Back to Report Summary](#)[Back to Signal Summary](#)

| Name |
| --- |
| Test Assessment Block/.../step_13_1:verify(uint64(HVBatChargeStat) == 1) |
| Test Assessment Block/.../step_14_1:verify(uint64(HVBatChargeStat) == 2) |




[Back to Report Summary](#)[Back to Signal Summary](#)

| Name |
| --- |
| Test Assessment Block/.../step_15_1:verify(uint64(HVBatChargeStat) == 3) |
| Test Assessment Block/.../step_16_1:verify(uint64(MaxChargeCurrentAllowed) == 0) |




[Back to Report Summary](#)[Back to Signal Summary](#)

| Name |
| --- |
| Test Assessment Block/.../step_17_1:verify(uint64(MaxChargeCurrentAllowed) == 0) |




[Back to Report Summary](#)[Back to Signal Summary](#)

## Simulation

### System Under Test Information

| | |
|---|---|
| Model: | Simulink_Program |
| Harness: | Simulink_Program_Harness4 |
| Harness Owner: | Simulink_Program/Subsystem/Plug-In Charging/ac_plugin_charging |
| Release: | Current |

| | |
|---|---|
| Simulation Mode: | normal |
| Override SIL or PIL Mode: | 0 |
| Configuration Set: | Configuration3 |
| Start Time: | 0 |
| Stop Time: | 20 |
| Checksum: | 1531407026 496893825 2735281861 1140233509 |
| Simulink Version: | 23.2 |
| Model Version: | 1.121 |
| Model Author: | mcmas |
| Date: | Sat Jan 17 15:52:37 2026 |
| User ID: | mcmas |
| Model Path: | C:\Users\mcmas\bwc\sw2-bms\Design\PlugInCharging\Design\PlugInChargingValidation\Battery Management System\Simulink_Program.slx |
| Machine Name: | BWC-125-1 |
| Solver Name: | FixedStepDiscrete |
| Solver Type: | Fixed-Step |
| Fixed Step Size: | 0.001 |
| Simulation Start Time: | 2026-01-17 16:11:48 |
| Simulation Stop Time: | 2026-01-17 16:11:49 |
| Platform: | PCWIN64 |

Simulation Logs:
Step 'Else' is unreachable.

Step 'step_19' is unreachable.

State 'Else' is not reachable via any of the valid transition paths.

'Time' is defined, but is never used in the Test Sequence block. Delete this object.

'DCChargeInitialized' is defined, but is never used in the Test Sequence block. Delete this object.

'MainHighVltCntctrCmd' is defined, but is never used in the Test Sequence block. Delete this object.

'ChargingSysSts' is defined, but is never used in the Test Sequence block. Delete this object.

'Charger_Plugin_Status' is defined, but is never used in the Test Sequence block. Delete this object.

'HVBatCell_Voltage_High_Thrsh' is defined, but is never used in the Test Sequence block. Delete this object.

'Fault_General' is defined, but is never used in the Test Sequence block. Delete this object.

'HVBatModTempMax' is defined, but is never used in the Test Sequence block. Delete this object.

'HVBatCellVltMax' is defined, but is never used in the Test Sequence block. Delete this object.

'HVBatSOCMax' is defined, but is never used in the Test Sequence block. Delete this object.

'K1' is defined, but is never used in the Test Sequence block. Delete this object.

'K2' is defined, but is never used in the Test Sequence block. Delete this object.

'K3' is defined, but is never used in the Test Sequence block. Delete this object.

'HVBat_DC_CntctrStat' is defined, but is never used in the Test Sequence block. Delete this object.

Using the '==' operator to compare expressions of type double in the 'verify' statement can produce unexpected results.

Step 'step_3_1' in Test Sequence 'Simulink_Program_Harness4/Test Assessment Block':

verify(**MaxChargeCurrentAllowed** == **34*0.02**, '15.4.0.4 and 15.4.0.7 and 15.4.0.8.a');

Using the '==' operator to compare expressions of type double in the 'verify' statement can produce unexpected results.

Step 'step_5_1' in Test Sequence 'Simulink_Program_Harness4/Test Assessment Block':

verify(**MaxChargeRegenPowerAllowed** == **11000**, '15.4.0.6');

Using the '==' operator to compare expressions of type double in the 'verify' statement can produce unexpected results.

Step 'step_6_1' in Test Sequence 'Simulink_Program_Harness4/Test Assessment Block':

verify(**MaxChargeCurrentAllowed** == **0**, '15.4.0.8.b');

Using the '==' operator to compare expressions of type double in the 'verify' statement can produce unexpected results.

Step 'step_10_1' in Test Sequence 'Simulink_Program_Harness4/Test Assessment Block':

verify(**HVBatMaxCellVltAlld** == **4.15**, '15.4.0.9');

Using the '==' operator to compare expressions of type double in the 'verify' statement can produce unexpected results.

Step 'step_11_1' in Test Sequence 'Simulink_Program_Harness4/Test Assessment Block':

verify(**HVBatMaxPkVltAllwd** == **105*4.15**, '15.4.0.9');

State 'step_19' is not reachable via any of the valid transition paths.

'HVBat_DC_CntctrStat' is defined, but is never used in the Test Sequence block. Delete this object.

'HVBatChargeStat' is defined, but is never used in the Test Sequence block. Delete this object.

'MaxChargeCurrentAllowed' is defined, but is never used in the Test Sequence block. Delete this object.

'MaxChargeRegenPowerAllowed' is defined, but is never used in the Test Sequence block. Delete this object.

'HVBatMaxCellVltAlld' is defined, but is never used in the Test Sequence block. Delete this object.

'HVBatMaxPkVltAllwd' is defined, but is never used in the Test Sequence block. Delete this object.

Back to Report Summary

Test Logs:
No baseline criteria evaluation performed as no baseline data is available for this test.

Back to Report Summary